Contents

Title	Content	Pg. No.
	Declaration by Research Scholar - Originality of Research Work	I
	Certificate of Supervisor	II
	Thesis Approval Form	III
	Declaration by Research Scholar - Submission of Thesis	IV
	Acknowledgement	V
	Contents	VI
	List of Figures	VIII
	List of Tables	X
	Abstract	XI
Chapter : 1	**Introduction**	**1**
	1.1 Introduction	1
	1.3 Organization of the Thesis	3
Chapter : 2	**Literature Review**	**4**
	2.1 Literature Review	4
	2.2 Research Gap	6
Chapter : 3	**Proposed fault-tolerant structure for cascaded H-bridge multilevel inverter**	**7**
	3.1 Mode-0: All modules healthy	10
	3.2 One module faulty; Two modules healthy	11
	3.3 Two modules faulty; One module healthy	18
Chapter : 4	**Simulation Results**	**24**
	4.1 Power Circuit	25
	4.2 Fault Detection Logic	29
	4.3 Function block to operate respective relay	31
	4.4 Sub system (SUB-5) to switch respective IGBT	32
	4.5 Simulation Results	33
Chapter : 5	**Hardware Development**	**43**
	5.1 Block Diagram	43
	5.2 STM32F407VGT6 Microcontroller	44
	5.3 Relay Card	42

	5.4 Driver Circuit for IGBT	46
	5.5 IGBT Card	49
	5.6 Voltage Sensing Circuit	49
	5.7 Hardware Setup	52
	5.8 Hardware Results for Mode-0	52
	5.9 Hardware Results for Mode-1	54
	5.10 Hardware Results for Mode-2	55
	5.11 Hardware Results for Mode-3	55
	5.12 Hardware Results for Mode-4	56
	5.13 Hardware Results for Mode-5	56
	5.14 Hardware Results for Mode-6	57
Chapter : 6	**Hardware Development**	58
	6.1 Introduction	58
	6.2 Markov evaluation approach	58
	Conclusion	**63**
	Bibliography	**64**
Appendix A	**Plagiarism Report**	
Appendix B	**Publication**	

List of Figures

Figure 1.1 Basic cascaded H-bridge multilevel inverter 2

Figure 3.1 Proposed fault-tolerant structure for CHBMLI 8

Figure 3.2 Level-shifted PWM (LS-PWM) 10

Figure 3.3 Current flow under Mode-0 12

Figure 3.4 Current flow during Mode-1 14

Figure 3.5 Current flow during Mode-2 16

Figure 3.6 Current flow during Mode-3 17

Figure 3.7 LS-PWM for Double Module Fault 18

Figure 3.8 Current flow during Mode-4 20

Figure 3.9 Current flow during Mode-5 22

Figure 3.10 Current flow under Mode-6 23

Figure 4.1 MATLAB Simulation 25

Figure 4.2 Power circuit with relays 23

Figure 4.3 Sub system (SUB-1) 26

Figure 4.4 Sub system (SUB-2) 27

Figure 4.5 Sub system (SUB-3) 28

Figure 4.6 Sub system (SUB-4) 29

Figure 4.7 Single module fault detection logic 30

Figure 4.8 Double module fault detection logic 31

Figure 4.9 Function block to operate respective relay 32

Figure 4.10 Sub system (SUB-5) to switch respective IGBT 32

Figure 4.11 Sub system (SUB-5) logic circuit 33

Figure 4.12 Output voltage waveforms under Mode-0 33

Figure 4.13 Output voltage waveforms under Mode-1 35

Figure 4.14 Output voltage waveforms under Mode-2 36

Figure 4.15 Output voltage waveforms under Mode-3 36

Figure 4.16 Output voltage waveforms under Mode-4 37

Figure 4.17 Output voltage waveforms under Mode-5 39

Figure 4.18 Output voltage waveforms under Mode-6 40
Figure 4.19 LS-PWM 41
Figure 4.20 Output Voltage under Mode-5 (Modulation Index 0.7) 42
Figure 5.1 Block Diagram 44
Figure 5.2 STM32F407VGT6 Microcontroller 44
Figure 5.3 Layout of Relay Card 45
Figure 5.4 Relay Card 47
Figure 5.5 Layout of Driver Card for IGBT 48
Figure 5.6 Driver Card for IGBT 49
Figure 5.7 Layout of IGBT Card 50
Figure 5.8 IGBT Card 51
Figure 5.9 Voltage sensing circuit 51
Figure 5.10 Hardware Setup 52
Figure 5.11 Gate Pulses for IGBT of Module-A in Mode-0 52
Figure 5.12 Gate Pulses for IGBT of Module-B in Mode-0 53
Figure 5.13 Gate Pulses for IGBT of Module-C in Mode-0 53
Figure 5.14 Output Voltages under Mode-0 54
Figure 5.15 Output Voltages under Mode-1 54
Figure 5.16 Output Voltages under Mode-2 55
Figure 5.17 Output Voltages under Mode-3 55
Figure 5.18 Output Voltages under Mode-4 56
Figure 5.19 Output Voltages under Mode-5 56
Figure 5.20 Output Voltages under Mode-6 57
Figure 6.1 Markov chain of cascaded H-bridge 7-level inverter 58
Figure 6.2 Markov chain of proposed FT cascaded H-bridge 7-level inverter 59
Figure 6.3 Comparison of reliability f FT-CHBMLI and CHBMLI 62

List of Tables

Table 3.1 Operating modes 7

Table 3.2 Switching of relays under various modes 9

Table 3.3 State selection for IGBT switching 10

Table 3.4 Switching of IGBT Under Mode-0 11

Table 3.5 One module faulty; Two modules healthy 11

Table 3.6 Switching of IGBT Under Mode-1 13

Table 3.7 Switching of IGBT Under Mode-2 15

Table 3.8 Switching of IGBT Under Mode-3 15

Table 3.9 Two modules faulty; One module healthy 18

Table 3.10 Switching of IGBT Under Mode-4 19

Table 3.11 Switching of IGBT Under Mode-5 21

Table 3.12 Switching of IGBT Under Mode-6 21

Table 4.1 List of elements 26

Table 4.2 Connection Possibility of Logical Relay in SUB-1 27

Table 4.3 Connection Possibility of Logical Relay in SUB-2 28

Table 4.4 Connection Possibility of Logical Relay in SUB-3 28

Table 4.5 Fault detection 30

Table 4.6 Switching of IGBT Under Mode-0 34

Table 4.7 Switching of IGBT Under Mode-1 35

Table 4.8 Switching of IGBT Under Mode-2 36

Table 4.9 Switching of IGBT Under Mode-3 37

Table 4.10 Switching of IGBT Under Mode-4 38

Table 4.11 Switching of IGBT Under Mode-5 39

Table 4.12 Switching of IGBT Under Mode-6 40

Table 4.13 State selection for IGBT switching 41

Table 5.1 Pin connection for relays 46

Table 5.2 Pin connection for IGBT 46